View ADM4210_496904.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Hot Swap Controller in 6-Lead TSOT Package ADM4210
FEATURES
Controls supply rails from 2.7 V to 16.5 V Allows protected board removal and insertion to a live backplane External sense resistor provides adjustable analog current limit with circuit breaker Peak fault current limited with fast response Charge pumped gate drive for external N-FET switch Automatic retry or latch-off during current fault Undervoltage lockout Low profile (1 mm), 6-lead, TSOT package Pin compatible with LTC4210-1 and LTC4210-2
VIN = 5V
FUNCTIONAL BLOCK DIAGRAM
LONG RSENSE 0.01 VCC Q1 VOUT = 5V + CLOAD 470F
SENSE
RON1 SHORT 20k RON2 10k
1.3V ON CTIMER TIMER
GATE DRIVE/ LOGIC
RG 100 GATE RC 100 CC 0.01F
ADM4210
GND LONG GND
05132-001
APPLICATIONS
Hot swap board insertion: line cards, raid systems Industrial high-side switches/circuit breakers Electronic circuit breakers
CTIMER 0.22F
GND
Figure 1.
CLOAD = 470F
GENERAL DESCRIPTION
The ADM4210 is a hot swap controller that safely enables a printed circuit board to be removed and inserted to a live backplane. This is achieved using an external N-channel power MOSFET with a current control loop that monitors the load current through a sense resistor. An internal charge pump is used to enhance the gate of the N-channel FET. When an overcurrent condition is detected, the gate voltage of the FET is reduced to limit the current flowing through the sense resistor. During an overcurrent condition, the TIMER cap determines the amount of time the FET remains at a current limiting mode of operation until it is shut down. The ON (ON-CLR) pin is the enable input for the device and can be used to monitor the input supply voltage. The ADM4210 operates with a supply voltage ranging from 2.7 V to 16.5 V. The ADM4210 is available in two options: the ADM4210-1 with automatic retry for overcurrent fault and the ADM4210-2 with latch off for an overcurrent fault. Toggling the ON (ON-CLR) pin resets a latched fault. The ADM4210 is packaged in a 6-lead TSOT.
VON (2V/DIV)
VTIMER (1V/DIV)
VOUT (5V/DIV)
IOUT (0.5A/DIV) 10ms/DIV
05132-050
Figure 2. Start-Up Sequence
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2006 Analog Devices, Inc. All rights reserved.
ADM4210 TABLE OF CONTENTS
Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 4 Thermal Characteristics .............................................................. 4 ESD Caution.................................................................................. 4 Pin Configurations and Function Descriptions ........................... 5 Typical Performance Characteristics ............................................. 6 Theory of Operation ...................................................................... 11 Overview...................................................................................... 11 UVLO........................................................................................... 11 ON (ON-CLR) Pin..................................................................... 11 GATE ........................................................................................... 11 Current Limit Function............................................................. 11 Calculating the Current Limit .................................................. 11 Circuit Breaker Function........................................................... 12 Timer Function........................................................................... 12 Power-Up Timing Cycle ............................................................ 12 Circuit Breaker Timing Cycle................................................... 13 Automatic Retry or Latched Off............................................... 13 Outline Dimensions ....................................................................... 14 Ordering Guide .......................................................................... 14
REVISION HISTORY
7/06--Revision 0: Initial Version
Rev. 0 | Page 2 of 16
ADM4210 SPECIFICATIONS
VCC = 2.7 V to 16.5 V, TA = -40C to +85C, typical values at TA = 25C, unless otherwise noted. Table 1.
Parameter VCC PIN Operating Voltage Range Supply Current Undervoltage Lockout Undervoltage Lockout Hysteresis ON (ON-CLR) PIN Input Current Threshold Threshold Hysteresis SENSE PIN Input Current Circuit Breaker Limit Voltage GATE PIN Pull-Up Current Pull-Down Current Symbol VCC ICC VUVLO VUVLOHYS IINON VON VONHYST IINSENSE VCB IGATEUP IGATEDN Min 2.7 2.2 0.65 2.5 100 0 1.3 80 +5 50 -10 25 Typ Max 16.5 3.5 2.65 Unit V mA V mV A V mV A mV A mA Conditions
VCC rising
-10 1.22
+10 1.38
ON rising
-10 44 -5
+10 56 -15
VSENSE = VCC VCB = (VCC- VSENSE) VGATE = 0 V VTIMER = 1.5 V, VGATE = 3 V or VON = 0 V, VGATE = 3 V or VCC - VSENSE = 100 mV, VGATE = 3 V VGATE - VCC, VCC = 3 V VGATE - VCC, VCC = 3.3 V VGATE - VCC, VCC = 5 V VGATE - VCC, VCC = 12 V VGATE - VCC, VCC = 15 V Initial cycle, VTIMER = 1 V During current fault, VTIMER = 1 V After current fault, VTIMER = 1 V Normal operation, VTIMER = 1 V TIMER rising TIMER falling VTIMER = 0 V to 2 V step, VCC = VON = 5 V VON = 5 V to 0 V step, VCC = 5 V VCC = 0 V to 2 V step, VON = 5 V
Gate Drive Voltage
VGATE 4.5 5.0 8.75 7.6 6.0 7.5 8.5 12 12 11 -5 -60 2 100 1.3 0.2 1 30 30 10 12 16 16 18 -8.5 -100 3.5 1.38 0.25 V V V V V A A A A V V s s s
TIMER PIN Pull-Up Current Pull-Down Current Threshold High Threshold Low tOFF Turn-Off Time (TIMER Rise to GATE Fall) Turn-Off Time (ON (ON-CLR) Fall to GATE Fall) Turn-Off Time (VCC Rise to IC Reset)
ITIMERUP ITIMERDN VTIMERH VTIMERL tOFF(TMRHIGH) tOFF(ONLOW) tOFF(VCCLOW)
-2 -25
1.22 0.15
Rev. 0 | Page 3 of 16
ADM4210 ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter VCC Pin SENSE Pin VCC - SENSE TIMER Pin ON (ON-CLR) Pin GATE Pin Storage Temperature Range Operating Temperature Range Lead Temperature (10 sec) Junction Temperature Rating -0.3 V to +20 V -0.3 V to +20 V 5 V -0.3 V to (VCC + 0.3 V) -0.3 V to +20 V -0.3 V to (VCC + 11 V) -65C to +125C -40C to +85C 300C 150C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
THERMAL CHARACTERISTICS
JA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Table 3. Thermal Resistance
Package Type 6-Lead TSOT JA 169.5 Unit C/W
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
Rev. 0 | Page 4 of 16
ADM4210 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
ADM4210-1AUJ
TIMER 1
6
ADM4210-2AUJ
VCC TIMER 1
6
VCC
TOP VIEW GND 2 5 SENSE (Not to Scale)
05132-006
TOP VIEW GND 2 5 SENSE (Not to Scale) ON-CLR 3
4
ON 3
4
GATE
GATE
Figure 3. Pin Configuration, 1AUJ Model
Figure 4. Pin Configuration, 2AUJ Model
Table 4. Pin Function Descriptions
Pin No. 1 Mnemonic TIMER Description Timer Input Pin. The initial and circuit breaker timing cycles are set by this external capacitor. The initial timing delay is 272.9 ms/F, and 21.7 ms/F for a circuit breaker delay. When the TIMER pin is pulled beyond the upper threshold, the GATE turns off. Chip Ground Pin. Input Pin. The ON (ON-CLR) pin is an input to a comparator that has a low-to-high threshold of 1.3 V with 80 mV hysteresis and a glitch filter. The ADM4210 is reset when the ON (ON-CLR) pin is low. When the ON (ON-CLR) pin is high, the ADM4210 is enabled. A rising edge on this pin has the added function of clearing a fault and restarting the device on the latched off model, the ADM4210-2. Gate Output Pin. An internal charge pump provides a 12 A pull-up current to drive the gate of an N-channel MOSFET. In an overcurrent condition, the ADM4210 controls the external FET to maintain a constant load current. Current Limit Sense Input Pin. The current limit is set via a sense resistor between the VCC and SENSE pins. In an overcurrent condition, the gate of the FET is controlled to maintain the SENSE voltage at 50 mV. When this limit is reached, the TIMER circuit breaker mode is activated. The circuit breaker limit can be disabled by connecting the VCC pin and SENSE pin together. Positive Supply Input Pin. The ADM4210 operates between 2.7 V to 16.5 V. An undervoltage lockout (UVLO) circuit with a glitch filter resets the ADM4210 when the supply voltage drops below the specified UVLO limit.
2 3
GND ON (ON-CLR)
4
GATE
5
SENSE
6
VCC
Rev. 0 | Page 5 of 16
05132-007
ADM4210 TYPICAL PERFORMANCE CHARACTERISTICS
4.0 TA = 25C 3.5 20
SUPPLY CURRENT (mA)
25
3.0 2.5 2.0 1.5 1.0 5 0.5 0 0
GATE VOLTAGE (V)
05132-032
15
10
0
2
4
6
8
10
12
14
16
18
0
2
4
6
8
10
12
14
16
18
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
Figure 5. Supply Current vs. Supply Voltage
1.0 0.9 0.8 SUPPLY CURRENT (mA) VCC = 15V GATE VOLTAGE (V) 0.7 0.6 0.5 0.4 0.3 0.2 0.1
05132-033
Figure 8. GATE Voltage vs. Supply Voltage
25
VCC = 15V
20 VCC = 12V VCC = 12V 15 VCC = 5V 10 VCC = 3V 5
VCC = 5V
VCC = 3V
-25
0
25
50
75
100
125
150
-25
0
25
50
75
100
125
150
TEMPERATURE (C)
TEMPERATURE (C)
Figure 6. Supply Current vs. Temperature
2.65 2.63 2.61 UVLO THRESHOLD (V) 2.59 2.57 2.55 2.53 2.51 2.49 2.47
05132-046
Figure 9. GATE Voltage vs. Temperature
-8
VCC = 5V VCC RISING GATE CURRENT (A) -9
-10
VCC FALLING
-11
-12
-13
-25
0
25
50
75
100
125
150
0
2
4
6
8
10
12
14
16
18
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
Figure 7. UVLO Threshold vs. Temperature
Figure 10. GATE Current (up) vs. Supply Voltage
Rev. 0 | Page 6 of 16
05132-009
2.45 -50
-14
05132-015
0 -50
0 -50
05132-013
ADM4210
-11.0 -11.2 -11.4
GATE CURRENT (A)
0 -1 -2 -3
ITIMERUP (A)
TA = 25C
-11.6 -11.8 VCC = 3V VCC = 5V VCC = 12V VCC = 15V
-4 -5 -6 -7 -8 -9
-12.0 -12.2 -12.4 -12.6 -12.8
05132-017
-25
0
25
50
75
100
125
150
0
2
4
6
8
10
12
14
16
18
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
Figure 11. GATE Current (up) vs. Temperature
10 9 DELTA GATE VOLTAGE (V) 8 7 6 5 4 3 2 1
05132-014
Figure 14. ITIMERUP (in Initial Cycle) vs. Supply Voltage
0 -1 -2 -3 ITIMERUP (A) -4 -5 -6 -7 -8 -9 VCC = 5V
0
2
4
6
8
10
12
14
16
18
-25
0
25
50
75
100
125
150
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
Figure 12. Delta GATE Voltage vs. Supply Voltage
10 9 DELTA GATE VOLTAGE (V) 8 -40 7 6 5 4 3 -80 2 1
05132-016
Figure 15. ITIMERUP (in Initial Cycle) vs. Temperature
-20
VCC = 12V
VCC = 5V
TA = 25C -30
VCC = 15V ITIMERUP (A) -50 -60 -70
VCC = 3V
-90 -100
-25
0
25
50
75
100
125
150
0
2
4
6
8
10
12
14
16
18
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
Figure 13. Delta GATE Voltage vs. Temperature
Figure 16. ITIMERUP (During Cct Breaker Delay) vs. Supply Voltage
Rev. 0 | Page 7 of 16
05132-036
0 -50
05132-038
0
-10 -50
05132-035
-13.0 -50
-10
ADM4210
-20 VCC = 5V -30 -40
ITIMERUP (A) TIMER HIGH THRESHOLD (V)
1.38 TA = 25C 1.36 1.34 1.32 1.30 1.28 1.26 1.24 1.22
-50 -60 -70 -80 -90 -100 -50
05132-039
-25
0
25
50
75
100
125
150
0
2
4
6
8
10
12
14
16
18
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
Figure 17. ITIMERUP (During Cct Breaker Delay) vs. Temperature
3.0 2.8 2.6 2.4 ITIMERDN (A) 2.2 2.0 1.8 1.6 1.4 1.2
05132-034
Figure 20. TIMER High Threshold vs. Supply Voltage
1.38
TA = 25C 1.36 TIMER HIGH THRESHOLD (V) 1.34 1.32 1.30 1.28 1.26 1.24 1.22 -50
VCC = 5V
0
2
4
6
8
10
12
14
16
18
-25
0
25
50
75
100
125
150
SUPPLY VOLTAGE (V)
TEMPERATURE (C)
Figure 18. ITIMERDN (in Cool-Off Cycle) vs. Supply Voltage
3.0 2.8 2.6 2.4 ITIMERDN (A) 2.2 2.0 1.8 1.6 1.4 1.2
05132-037
Figure 21. TIMER High Threshold vs. Temperature
0.24
VCC = 5V 0.23 TIMER LOW THRESHOLD (V) 0.22 0.21 0.20 0.19 0.18 0.17 0.16
TA = 25C
-25
0
25
50
75
100
125
150
0
2
4
6
8
10
12
14
16
18
TEMPERATURE (C)
SUPPLY VOLTAGE (V)
Figure 19. ITIMERDN (in Cool-Off Cycle) vs. Temperature
Figure 22. TIMER Low Threshold vs. Supply Voltage
Rev. 0 | Page 8 of 16
05132-043
1.0 -50
05132-044
1.0
05132-042
ADM4210
0.24 VCC = 5V 0.23
ON (ON-CLR) PIN THRESHOLD (V) TIMER LOW THRESHOLD (V)
1.45 VCC = 5V 1.40 1.35 1.30 1.25 1.20 1.15 1.10 1.05 -50 LOW THRESHOLD HIGH THRESHOLD
0.22 0.21 0.20 0.19 0.18 0.17 0.16 -50
05132-045
-25
0
25
50
75
100
125
150
-25
0
25
50
75
100
125
150
TEMPERATURE (C)
TEMPERATURE (C)
Figure 23. TIMER Low Threshold vs. Temperature
1.45 TA = 25C 1.40 ON (ON-CLR) PIN THRESHOLD (V) 1.35 1.30 1.25 1.20 1.15 1.10 1.05 LOW THRESHOLD HIGH THRESHOLD 70 60 80
Figure 25. ON (ON-CLR) Pin Threshold vs. Temperature
TA = 25C
tOFF(ONLOW) (s)
50 40 30 20 10 0
05132-040
0
2
4
6
8
10
12
14
16
18
0
2
4
6
8
10
12
14
16
18
SUPPLY VOLTAGE (V)
SUPPLY VOLTAGE (V)
Figure 24. ON (ON-CLR) Pin Threshold vs. Supply Voltage
Figure 26. tOFF(ONLOW) vs. Supply Voltage
Rev. 0 | Page 9 of 16
05132-047
05132-041
ADM4210
80 70 60 50 45 40 VCC = 15V 50 40 30 VCC = 3V 20 10 10 0 -50 5
05132-048
35
VCB (mV)
tOFF(ONLOW) (s)
30 25 20 15
VCC = 5V
VCC = 12V
-25
0
25
50
75
100
125
150
-25
0
25
50
75
100
125
150
TEMPERATURE (C)
TEMPERATURE (C)
Figure 27. tOFF(ONLOW) vs. Temperature
Figure 29. Cct Breaker Voltage vs. Temperature
50 49 48 47 VCB (mV) 46 45 44 43 42 41 0 2 4 6 8 10 12 14 16 18
05132-049
40
SUPPLY VOLTAGE (V)
Figure 28. Cct Breaker Voltage vs. Supply Voltage
Rev. 0 | Page 10 of 16
05132-021
0 -50
ADM4210 THEORY OF OPERATION
Many systems require the insertion or removal of circuit boards to live backplanes. During this event, the supply bypass and holdup capacitors can require substantial transient currents from the backplane power supply as they charge. These currents can cause permanent damage to connector pins or undesirable glitches and resets to the system. The ADM4210 is intended to control the powering of a system (on and off) in a controlled manner, allowing the board to be removed from, or inserted into, a live backplane by protecting it from excess currents. The ADM4210 can reside either on the backplane or on the removable board. delay time at card insertion. If using a short pin system to enable the device, a pull-down resistor should be used to hold the device prior to insertion.
GATE
Gate drive for the external N-channel MOSFET is achieved using an internal charge pump. The gate driver consists of a 12 A pull-up from the internal charge pump. There are various pull-down devices on this pin. At a hot swap condition the board is hot inserted to the supply bus. During this event, it is possible for the external FET GATE capacitance to be charged up by the sudden presence of the supply voltage. This can cause uncontrolled inrush currents. An internal strong pull-down circuit holds GATE low while in UVLO. This reduces current surges at insertion. After the initial timing cycle, the GATE is then pulled high. During an overcurrent condition, the ADM4210 servos the GATE pin in an attempt to maintain a constant current to the load until the circuit breaker timeout completes. In the event of a timeout, the GATE pin abruptly shuts down using the 4 mA pull-down device. Care must be taken not to load the GATE pin resistively because this reduces the gate drive capability.
OVERVIEW
The ADM4210 operates over a supply range of 2.7 V to 16.5 V. As the supply voltage is coming up, an undervoltage lockout circuit checks if sufficient supply voltage is present for proper operation. During this period, the FET is held off by the GATE pin being held to GND. When the supply voltage reaches a level above UVLO and the ON (ON-CLR) pin is high, an initial timing cycle ensures that the board is fully inserted in the backplane before turning on the FET. The TIMER pin capacitor sets the periods for all of the TIMER pin functions. After the initial timing cycle, the ADM4210 monitors the inrush current through an external sense resistor. Overcurrent conditions are actively limited to 50 mV/RSENSE for the circuit breaker timer limit. The ADM4210-1 automatically retries after a current limit fault and the ADM4210-2 latches off. The retry duty cycle on the ADM4210-1 timer function is limited to 3.8% for FET cooling.
CURRENT LIMIT FUNCTION
The ADM4210 features a fast response current control loop that actively limits the current by reducing the gate voltage of the external FET. This current is measured by monitoring the voltage drop across an external sense resistor. The ADM4210 tries to regulate the gate of the FET to achieve a 50 mV voltage drop across the sense resistor.
CALCULATING THE CURRENT LIMIT
The sense resistor connected between VCC and the SENSE pin is used to determine the nominal fault current limit. This is given by the following equation: ILIMITNOM = VCBNOM/RSENSENOM The minimum load current is given by Equation 2 ILIMITMIN = VCBMIN/RSENSEMAX The maximum load current is given by Equation 3 ILIMITMAX = VCBMAX/RSENSEMIN (1) (2) (3)
UVLO
If the VCC supply is too low for normal operation, an undervoltage lockout circuit holds the ADM4210 in reset. The GATE pin is held to GND during this period. When the supply reaches this UVLO voltage, the ADM4210 starts when the ON (ON-CLR) pin condition is satisfied.
ON (ON-CLR) PIN
The ON (ON-CLR) pin is the enable pin. It is connected to a comparator that has a low-to-high threshold of 1.3 V with 80 mV hysteresis and a glitch filter. The ADM4210 is reset when the ON (ON-CLR) pin is low. When the ON (ON-CLR) pin is high, the ADM4210 is enabled. A rising edge on this pin has the added function of clearing a fault and restarting the device on the latched off model, the ADM4210-2. A low input on the ON (ON-CLR) pin turns off the external FET by pulling the GATE pin to ground and resets the timer. An external resistor divider at the ON (ON-CLR) pin can be used to program an undervoltage lockout value higher than the internal UVLO circuit. There is a glitch filter delay of approximately 3 s on rising allowing the addition of an RC filter at the ON (ON-CLR) pin to increase the
For proper operation, the minimum current limit must exceed the circuit maximum operating load current with margin. The sense resistor power rating must exceed (VCBMAX)2/RSENSEMIN
Rev. 0 | Page 11 of 16
ADM4210
CIRCUIT BREAKER FUNCTION
When the supply experiences a sudden current surge, such as a low impedance fault on load, the bus supply voltage can drop significantly to a point where the power to an adjacent card is affected, potentially causing system malfunctions. The ADM4210 limits the current drawn by the fault by reducing the gate voltage of the external FET. This minimizes the bus supply voltage drop caused by the fault and protects neighboring cards. As the voltage across the sense resistor approaches the current limit, a timer activates. This timer resets again if the sense voltage returns below this level. If the sense voltage is any voltage below 44 mV, the timer is guaranteed to be off. Should the current continue to increase, the ADM4210 tries to regulate the gate of the FET to achieve a limit of 50 mV across the sense resistor. However, if the device is unable to regulate the fault current and the sense voltage further increases, a larger pulldown, in the order of milliamperes, is enabled to compensate for fast current surges. If the sense voltage is any voltage greater than 56 mV, this pull-down is guaranteed to be on. When the timer expires, the GATE pin shuts down. This is the end of the first section of the initial cycle. The 100 A current source then pulls down the TIMER pin until it reaches 0.2 V at Time Point 4. The initial cycle delay (Time Point 2 to Time Point 4) relates to CTIMER by equation tINITIAL = 1.3 x CTIMER/5 A (4)
When the initial cycle ends, a start-up cycle activates and the GATE pin is pulled high; the TIMER pin continues to pull down.
VIN 1 VON 2 VTIMER 3 4
VGATE
VOUT
TIMER FUNCTION
The TIMER pin is responsible for several key functions on the ADM4210. A capacitor controls the initial power on reset time and the amount of time an overcurrent condition lasts before the FET shuts down. On the ADM4210-1, the timer pin also controls the time between auto retry pulses. There are pull-up and pull-down currents internally available to control the timer functions. The voltage on the TIMER pin is compared with two threshold voltages: COMP1 (0.2 V) and COMP2 (1.3 V). The four timing currents are listed in Table 5. Table 5.
Timing Current Pull-up Pull-up Pull-down Pull-down Level (A) 5 60 2 100
RESET MODE
INITIAL CYCLE START-UP CYCLE
NORMAL CYCLE
05126-002
Figure 30. Power-Up Timing
VIN
VON
60A 5A 2A
VTIMER 100A VGATE
VOUT
POWER-UP TIMING CYCLE
The ADM4210 is in reset when the ON (ON-CLR) pin is held low. The GATE pin is pulled low and the TIMER pin is pulled low with a 100 A pull-down. At Time Point 2 in Figure 30, the ON (ON-CLR) pin is pulled high. For the device to startup correctly, the supply voltage must be above UVLO, the ON (ON-CLR) pin must be above 1.3 V, and the TIMER pin voltage must be less than 0.2 V. The initial timing cycle begins when these three conditions are met, and the TIMER pin is pulled high with 5 A. At Time Point 3, the TIMER reaches the COMP2 threshold.
IRSENSE
05126-003
RESET MODE
INITIAL START-UP CYCLE CYCLE
NORMAL CYCLE
Figure 31. Power-Up into Capacitor
Rev. 0 | Page 12 of 16
ADM4210
CIRCUIT BREAKER TIMING CYCLE
When the voltage across the sense resistor exceeds the circuit breaker trip voltage, the 60 A timer pull-up current is activated. If the sense voltage falls below this level before the TIMER pin reaches 1.3 V, the 60 A pull-up is disabled and the 2 A pulldown is enabled. This is likely to happen if the overcurrent fault is only transient, such as an inrush current. This is shown in Figure 31. However, if the overcurrent condition is continuous and the sense voltage remains above the circuit breaker trip voltage, the 60 A pull-up remains active. This allows the TIMER pin to reach the high trip point of 1.3 V and initiate the GATE shutdown. On the ADM4210-2, the TIMER pin continues pulling up but switches to the 5 A pull-up when it reaches the 1.3 V threshold. The device can be reset by toggling the ON-CLR pin or by manually pulling the TIMER pin low. On the ADM4210-1, the TIMER pin activates the 2 A pull-down once the 1.3 V threshold is reached, and continues to pull down until it reaches the 0.2 V threshold. At this point, the 100 A pull-down is activated and the GATE pin is enabled. The device keeps retrying in the manner as shown in Figure 32. The duty cycle of this automatic retry cycle is set to the ratio of 2 A/60 A, which approximates 3.8% on. The value of the timer capacitor determines the on time of this cycle. This time is calculated as follows: tON = 1.3 x CTIMER/60 A tOFF = 1.1 x CTIMER/2 A
IRSENSE
AUTOMATIC RETRY OR LATCHED OFF
The ADM4210 is available in two models. The ADM4210-1 has an automatic retry system whereby when a current fault is detected, the FET is shut down after a time determined by the timer capacitor, and it is switched on again in a controlled continuous cycle to determine if the fault remains (see Figure 32 for details). The period of this cycle is determined by the timer capacitor at a duty cycle of 3.8% on and 96.2% off. The ADM4210-2 model has a latch off system whereby when a current fault is detected, the GATE is switched off after a time determined by the timer capacitor (see Figure 33 for details). Toggling the ON-CLR pin, or pulling the TIMER pin to GND for a brief period, resets this condition.
IRSENSE 5A
VTIMER
60A
VGSFET SHORTCIRCUIT EVENT
05126-005
VOUT
COMP2
COMP1
Figure 33. ADM4210-2 Latch Off After Overcurrent Fault
2A VTIMER
60A 100A
VGSFET SHORTCIRCUIT EVENT COMP2 FAULT CYCLE COMP1 FAULT CYCLE
VOUT
Figure 32. ADM4210-1 Automatic Retry During Overcurrent Fault
05126-004
Rev. 0 | Page 13 of 16
ADM4210 OUTLINE DIMENSIONS
2.90 BSC
6 5 4
1.60 BSC
1 2 3
2.80 BSC
PIN 1 INDICATOR 0.95 BSC *0.90 0.87 0.84 1.90 BSC
*1.00 MAX
0.20 0.08 8 4 0 0.60 0.45 0.30
0.10 MAX
0.50 0.30
SEATING PLANE
*COMPLIANT TO JEDEC STANDARDS MO-193-AA WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.
Figure 34. 6-Lead Thin Small Outline Transistor Package [TSOT] (UJ-6) Dimensions shown in millimeters
ORDERING GUIDE
Model ADM4210-1AUJZ-RL7 1 ADM4210-2AUJZ-RL71
1
Temperature Range -40C to +85C -40C to +85C
Package Description 6-Lead TSOT 6-Lead TSOT
Package Option UJ-6 UJ-6
Branding M2P M2Q
Z = Pb-free part.
Rev. 0 | Page 14 of 16
ADM4210 NOTES
Rev. 0 | Page 15 of 16
ADM4210 NOTES
(c)2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05132-0-7/06(0)
Rev. 0 | Page 16 of 16

▲Up To Search▲

Price & Availability of ADM4210

	To Download ADM4210 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .